

021-345 TTL Circuit - Transistor logic

M	T	W	T	F	S	S
4				8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	31



It is a saturated logic.

This circuit uses multiple-emitter transistor at the input. The number of emitters is equal to the desired fan-in of the circuit. A multiple-emitter transistor is smaller in area

the yield from a wafer is increased. Smaller area results in a lower capacitance to the substrate, reducing circuit rise and fall times and hence increasing its speed.

Basic circuit →

The basic circuit of the TTL family is the NAND gate



Circuit operation → If both inputs A & B are high (logic 1) then T1 has no emitter current, but its base-collector junction is forward biased and

LL

February						
M	T	W	T	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29						


Therefore it will supply Friday base current to  $T_2$  which feeds base current to  $T_1$ , causing it to conduct and output come.


(logical 0) If either A or B goes low, then  $T_1$  will have base emitter current placing  $T_2$  to ground and thus  $T_2$  is cut off. Consequently, collector of  $T_2$  will go high and cause  $T_2$  to conduct and.

Thus we get an output in both cases.

Advances  $\rightarrow$  The multible-emitter transistor replaces combinations of diodes, resistors and transistors found in other logic circuits. Thus its geometrical size is small, smaller size yields lower costs or more functions or both per given IC chip. It has high operating speed and high fan out.

5 a. RTL  $\rightarrow$  Resistance-transistor logic  
 6 It is saturated logic. It uses only transistors and resistors as circuit elements and resistors in the input to each base.





Tuesday

NOR circuit

This family is based on the circuit operation → when both inputs A & B are 0V (ground), both transistors are turned OFF, hence point M goes to  $+V_{cc}$  so that output is logic 1.

If either or both input terminals are at  $+V_{cc}$  i.e. are high (or logic 1), one or both transistors would be fully turned ON (saturated) the voltage of point N to be 0V. Hence, output would be at logic 0.

RTL family has following characteristics

- ① relatively slow speed.
- ② low fan-out of 6 and a fan-in of 4.
- ③ poor noise immunity.
- ④ expensive
- ⑤ cannot operate at speeds above 4 MHz.
- ⑥ poor noise-immunity

Advantages → low power dissipation.


(Diode-Transistor-logic)

② DTL → It is a saturated logic because transistors operate between cut off and saturation. It consists of diodes, resistors and transistors. The basic gate of this family performs NAND function. The circuit basically consists of a diode AND gate followed by a transistors inverter inverter which leads to a NAND gate.

January '16

February

M	T	W	T	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29						



20

Wednesday

Circuit operation →

when both diode  $D_1$  &  $D_2$  have positive voltages applied to them (logic 1) neither conducts and transistor  $T_1$  is ON by the current provided by  $V_{cc}$  through  $R_1$ . since transistor  $T_1$  becomes saturated, point c is brought to 0V (logic 0). Hence, output goes logic 0.

If either or both inputs are at 0V (logic 0), the diode will conduct diverting point N to ground, i.e. 0V. Since there is no base voltage for transistor  $T_1$ , it will be cut off. Thereby driving point c and hence output to  $V_{cc}$  i.e. logic 1.

It is seen that output is low only when all inputs are high. The condition for NAND gate, Characterised

1. relatively lower speed.
2. comparatively better noise immunity.
3. Transmission delay on 30 ns.
4. a fan-in of 8.
5. a fan-out of 5.

Flip-Flops

	S	M	T	W	T	F	S
DEC 2017	31					1	2
	3	4	5	6	7	8	9
	10	11	12	13	14	15	16
	17	18	19	20	21	22	23
	24	25	26	27	28	29	30

Ques 1) What is a Flip-Flops?

A Flip-Flops is a bistable multivibrator which has two stable states. It can store 1 bit of information in its output. It can be used to count binary numbers, or store them in 'registers'. It can perform various logic operations and it is the basic building block of the 'shift register' used in multiplication. It also used as the basic memory element in digital computers.

Q 2) The R.S Flip-Flops




Fig → (R.S. Flip-Flops)

$Q_1$  &  $Q_2$  → Two identical NPN transistors

$R_{c1}$  &  $R_{c2}$  = Collector resistance

$I_1$  &  $I_2$  = Equal collector current from  $Q_1$  &  $Q_2$  transistors

$R_{b1}$  &  $R_{b2}$  = Base resistor which is connected with collector of another transistor.

$V_{cc}$  — supply voltage.

M	T	W	T	F	S	S
			1	2	3	4
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28				

FEB  
2018

WEDNESDAY

2018 JANUARY

17

Circuit Connection and operation →

Circuit consists of two

9. two identical common emitter (CE) amplifier stages with output of one fed to the input of the other by resistors  $R_{B1}$  &  $R_{B2}$ .

10. when  $V_{CC}$  is applied, one transistor will start conducting slightly ahead of the other due to some difference in the characteristics of the transistors.  $Q_1$  collector current ( $I_{C1}$ ) to increase, and so potential drop across the  $Q_1$  collector resistance  $R_{C1}$  to increase and the positive collector voltage of transistor  $Q_1$  to reduce. The rising voltage collector voltage is coupled to the base of  $Q_2$  through a resistance  $R_{B1}$  where it forward biases the base-emitter junction of  $Q_2$ . This will cause an increase in its collector current and decrease in collector voltage. The decreasing collector voltage is applied to the base of  $Q_1$  where it further reverse biases the base-emitter junction of  $Q_1$  to decrease its collector current. With this set of action taking place,  $Q_2$  is quickly driven to saturation and  $Q_1$  to cut off. The circuit will now remain stable in this state until a negative trigger pulse at  $Q_2$  changes this state.

11. If a small increase in the  $Q_2$  collector current  $I_{C2}$ , rather than in  $I_{C1}$

	S	M	T	W	T	F
DEC 2017	31					
	3	4	5	6	7	8
	10	11	12	13	14	15
	17	18	19	20	21	22
	24	25	26	27	28	29

the negative feedback action would

have been in the opposite direction, with the transistor  $Q_2$  fully conducting and the transistor  $Q_1$  being cut off. Thus two stable states of a flip-flop, either the transistor  $Q_1$  is ON, thus keeping the transistor  $Q_2$  OFF, or the transistor  $Q_2$  is ON, keeping the transistor  $Q_1$  OFF.

12

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31